ILI9341

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color D1 D0 HEX 8.4.7 Enable 3G (F2h) 1 0 F2h 1 3G_enb 02 F6h Enable_3G Command D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 1stParameter 0 1 ↑ XX 1 1 11 00 1 1 ↑ XX 0 0 00 00 1st Parameter: Enable 3 gamma control 3G_enb high for 3 gamma control enable Description Restriction EXTC should be high to enable this command Register Status Availability Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Yes Sleep IN Default Status Default Value Parameter1 Power ON Sequence SW Reset 02 HW Reset 02 02 The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 201 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color D1 D0 HEX 8.4.8 Pump ratio control (F7h) 1 0 F7h 0 0 10 F6h Pump ratio control Command D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 1stParameter 0 1 ↑ XX 1 1 11 01 1 1 ↑ XX X X 00 Ratio[1:0] 1st parameter:ratio control 00:reserved 01:reserved Description 10:DDVDH=2xVCI 11:DDVDH=3xVCI Restriction EXTC should be high to enable this command Register Status Availability Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Yes Sleep IN Default Status Default Value Parameter1 Power ON Sequence SW Reset 10 HW Reset 10 10 The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 202 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 9. Display Data RAM 9.1. Configuration The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory. MCU Interface Column Counter Panel Side Line Pointer Page Counter 240 x 320 x 18 bits Frame Memory Interface Side Line Latch (720 ch) DAC (720ch) Amp (720 ch) The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 203 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 9.2. Memory to Display Address Mapping 9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF In this mode, the content of frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0) 240 Columns 240 Col umns 000h 001h EDh EFh EFh 000h 001h EDh EEh EFh 000 h 00 01 02 03 04 05 0U 0V 0W 0X 0Y 0Z 000h 00 01 02 03 04 05 0U 0 V 0W 0X 0 Y 0Z 001 h 10 11 12 13 14 1V 1W 1X 1Y 1Z 001h 10 11 12 13 14 1 V 1W 1X 1 Y 1Z 2W 2X 2Y 2Z 2W 2X 2 Y 2Z 20 21 22 23 3X 3Y 3Z 20 21 22 23 3X 3 Y 3Z 30 31 32 30 31 32 320 240 X 320 X 18 Bits 240 X 32 0 X 18 Bits Lines Fr ame Memory LCD Panel W0 W1 W2 WX WY WZ W0 W1 W2 WX WY WZ X0 X1 X2 XW XX XY XZ X 0 X1 X2 XW XX XY XZ Y0 Y1 Y2 Y3 YV YW YX YY YZ Y 0 Y1 Y2 Y3 YV YW YX YY YZ 13Fh Z0 Z1 Z2 Z3 Z4 ZU ZV ZW ZX ZY ZZ 13 Fh Z0 Z1 Z2 Z3 Z4 ZU ZV ZW ZX ZY ZZ 240 Columns The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 204 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 9.2.2. Vertical Scroll Mode There is a vertical scrolling mode, which is determined by the commands “Vertical Scrolling Definition” (33h) and “Vertical Scrolling Start Address” (37h). The Vertical Scroll Mode function is explained by these examples in the following. TFA=2, VSA=318, BFA=0 when MADCTL ML bit = 0 000 h 001 h ED h EF h EF h 000 h 001 h ED h EEh EF h 00 01 02 03 04 05 0 U 0V 0W 0 X 0 Y 0 Z 000 h 00 01 02 03 04 05 0U 0 V 0W 0X 0Y 0Z 000h 10 11 12 13 14 10 11 12 13 14 1 V 1W 1X 1Y 1Z 001h Top fixed area 20 21 22 23 1V 1W 1 X 1 Y 1 Z 001 h 30 31 32 33 3W 3X 3Y 3Z Scroll area 30 31 32 40 41 42 4X 4Y 4Z 2W 2 X 2 Y 2 Z Scroll Pointer = 03h 3X 3Y 3Z 24 0 X 32 0 X 18 Bits 240 X 32 0 X 18 Bits F rame Mem ory LCD Panel W0 W1 W 2 WX WY WZ X0 X1 X2 XX XY XZ Scroll area X0 X1 X2 XW XX XY XZ 13D h Y0 Y1 Y2 YW YX YY YXZ 13Dh = 318 lines Y0 Y1 Y2 Y3 YV YW YX YY YZ 13Eh Z0 Z1 Z2 Z 3 Z V ZW ZX Z Y ZZ 13 Eh Z0 Z1 Z2 Z 3 Z 4 ZU ZV ZW Z X Z Y ZZ 13Fh 20 21 22 23 24 2U 2 V 2W 2X 2Y 2Z 13 Fh TFA=2, VSA=316, BFA=2 when MADCTL ML bit = 0 0 00 h 0 01 h EDh EFh EFh 0 00 h 0 01 h EDh EEh EFh 00 01 02 03 04 05 0U 0V 0W 0X 0Y 0Z 000 h 00 01 02 03 04 05 0U 0V 0W 0X 0Y 0Z 000 h 10 11 12 13 14 10 11 12 13 14 1V 1W 1X 1Y 1Z 001 h Top fixedarea 20 21 22 23 1V 1W 1X 1Y 1Z 001 h 30 31 32 33 3W 3X 3Y 3Z Scroll area 30 31 32 40 41 42 4X 4Y 4Z 2W 2X 2Y 2Z Bottom fixedarea 3X 3Y 3Z Scroll Pointer = 03h 240 X 320 X 18 Bits 240 X 320 X 18 Bits Scroll area Frame Memory LCD Panel = 316lines W0 W1 W2 WX WY WZ X0 X1 X2 XX XY XZ X0 X1 X2 XW XX XY XZ 13Dh 20 21 22 23 2W 2X 2Y 2Z 13Dh Y0 Y1 Y2 Y3 YV YW YX YY YZ 13Eh Y0 Y1 Y2 Y3 YV YW YX YY YZ 13Eh Z0 Z1 Z2 Z3 Z4 ZU ZV ZW ZX ZY ZZ 13Fh Z0 Z1 Z2 Z3 Z4 ZU ZV ZW ZX ZY ZZ 13Fh TFA=2, VSA=316, BFA=4 when MADCTL ML bit = 0 0 00 h 0 01 h EDh EFh EFh 0 00 h 0 01 h EDh EEh EFh Top fixedarea 00 01 02 03 04 05 0U 0V 0W 0X 0Y 0Z 000 h 00 01 02 03 04 05 0U 0V 0W 0X 0Y 0Z 000 h Scroll area 10 11 12 13 14 1V 1W 1X 1Y 1Z 001 h 10 11 12 13 14 1V 1W 1X 1Y 1Z 001 h 20 21 22 23 2W 2X 2Y 2Z 30 31 32 33 3W 3X 3Y 3Z Bottom fixedarea 30 31 32 3X 3Y 3Z 40 41 42 4X 4Y 4Z 240 X 320 X 18 Bits 240 X 320 X 18 Bits Scroll area Frame Memory LCD Panel = 316lines Scroll Pointer = 05h W0 W1 W2 WX WY WZ 30 31 32 3X 3Y 3Z X0 X1 X2 40 41 42 43 4W 4X 4Y 4Z 13Dh Y0 Y1 Y2 Y3 XW XX XY XZ 13Dh Y0 Y1 Y2 Y3 YV YW YX YY YZ 13Eh Z0 Z1 Z2 Z3 Z4 Z0 Z1 Z2 Z3 Z4 ZU ZV ZW ZX ZY ZZ 13Fh YV YW YX YY YZ 13Eh ZU ZV ZW ZX ZY ZZ 13Fh Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 320, Scrolling Mode is undefined. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 205 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 9.2.3. Vertical Scroll Example 9.2.4. Case1: TFA+VSA+BFA < 320 This setting is prohibited, unless unexpected picture will be shown. 9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling) The operation of Rolling Scrolling is explained by these examples in the following. When TFA=0, VSA=320, BFA=0, VSCRSADD=40 and MADCTL ML bit = 1 Memory Physical Line Pointer Display Phy sical A xis (0,0) Axis (0,0) VSCRS ADD 12 21 When TFA=0, VSA=320, BFA=0, VSCRSADD=40 and MADCT L ML bit = 0 Memory Physical Line Pointer Dis play Phys ic al Axis (0,0) A xis (0,0) 21 VSCRSA DD 12 Memory Inc rement Dis play Phys ic al VS CRSADD Axis (0,0) A xis Physical Line Pointer (0,0) 12 VSCRSA DD 21 The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 206 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color TFA When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 0 Memory Physical Line Pointer Dis play Physical Axis (0,0) Axis (0 ,0) TFA 13 12 VSCRSADD 2 3 When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 1 Memory Physical Line Pointer Display Physical Axis (0,0) Axis (0 ,0) VSCRSADD 3 21 TFA TFA 2 31 TFA Memory Increment Display Physical VSCRSADD Axis (0,0) Axis Physical Line Pointer (0 ,0) 3 21 VSCRSADD 2 31 TFA The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 207 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 9.3. MCU to memory write/read direction B Data stream from MCU is like this figure ILITEK E The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by “Memory Data Access Control” Command, Bits B5, B6, and B7 as described below. MADCTL CASET PASET Bit B7 Bit B6 Bit B5 Virtual Physical Pointer Translator Virtual (0,0) when Physical Column Virtual (0,0) when Pointer ’B5=don t care, ’B5=don t care, ” ”B6= 0\", B7= 0\" ” ”B6= 1\", B7= 0\" (0, 0) Physical Page Physical axes P oi nt er (0,319) (239,319) Virtual (0,0) when Virtual (0,0) when ’B5=don t care, ’B5=don t care, ” ”B6= 0\", B7= 1\" ” ”B6= 1\", B7= 1\" B5 B6 B7 CASET PASET 0 0 0 Direct to Physical Column Pointer Direct to Physical Page Pointer 0 0 1 Direct to Physical Column Pointer Direct to (319-Physical Page Pointer) 0 1 0 Direct to (239-Physical Column Pointer) Direct to Physical Page Pointer 0 1 1 Direct to (239-Physical Column Pointer) Direct to (319-Physical Page Pointer) 1 0 0 Direct to Physical Page Pointer Direct to Physical Column Pointer 1 0 1 Direct to (319-Physical Page Pointer) Direct to Physical Column Pointer 1 1 0 Direct to Physical Page Pointer Direct to (239-Physical Column Pointer) 1 1 1 Direct to (319-Physical Page Pointer) Direct to (239-Physical Column Pointer) Condition Column Counter Page counter When RAMWR/RAMRD command is accepted Return to “Start column” Return to “Start Page” Complete Pixel Read/Write action Increment by 1 No change The Column values is large than “End Column” Return to “Start column” Increment by 1 The Page counter is large than “End Page” Return to “Start column” Return to “Start Page” The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 208 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color Note: Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is One pixel unit represents 1 column and 1 page counter value on the Frame Memory. DiDspirleacytiDonata MADCTR Image i(nMthPeUM) emory Image in the Driver (Frame Memory) Parameter MV MX MY B Memory(0,0) B Normal 0 0 0 Counter(0,0) E E B Memory(0,0) E Y-Mirror 001 E BCounter(0,0) B Memory(0,0) B Counter(0,0) X-Mirror 010 EE B Memory(0,0) E YX--MMiirrrroorr 011 B E B B Counter(0,0) Counter(0,0) X-Y Exchange 1 0 0 Memor(0,0) E E Counter(0,0) c E B Memory(0,0) B X-Y Exchange 1 0 1 Y-Mirror E Counter(0,0) B B Memory(0,0) XYX-EMxcirhraonrge 1 1 0 EE B Memory(0,0) E XXYYE-xMcihraronrge 1 1 1 E B Counter(0,0) The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 209 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 10. Tearing Effect Output The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands. The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images. 10.1. Tearing Effect Line Modes tvdh Mode 1, the Tearing Effect Output signal consists of V-Sync information only: tvdl Vertical Time Scale tvdh = The LCD display is not updated from the Frame Memory. tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below). Mode 2, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 320 H-sync pulses per field: thdl thdl thdh V-Sync 1st V-Sync Line Invisible 320th Line Line thdh = The LCD display is not updated from the Frame Memory. thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above). Bottom Line 1st Line 2nd Line TE (mode 2) TE (mode 1) Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 210 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color tvdh 10.2. Tearing Effect Line Timings The tearing effect signal is described below: tvd l Vertical Timing Horizontal Timing thdl thdh AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz) Symbol Parameter Min. Typ. Max. Unit Description tvdl Vertical timing low duration -- -- -- ms tvdh Vertical timing high duration 1000 -- -- us thdl Horizontal timing low duration -- -- -- us thdh Horizontal timing high duration -- -- 500 us Note: 1. The timings in Table as above apply when MADCTL B4=0 and B4=1 2. The signal’s rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns. tr tf 80% 80% 20% 20% The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 211 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module 11.1. Register loading Detection Sleep Out-command (Command “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EV Memory(or similar device) to registers of the display controller is working properly. If the register loading detection is successfully, there is inverted (= increased by 1) a bit, which is defined in command “Read Display Self-Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D7). If it is failure, this bit (D7) is not inverted (= not increased by 1). The flow chart for this internal function is following: Power on sequence HW reset SW reset Sleep IN (10h) Sleep OUT Sleep IN RDDSDR(0Fh)'s D7 = '0' mode mo de Sleep OUT (11h) NO Register Loading Detection Successful ? YES D7 inverted The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 212 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 11.2. Functionality Detection Sleep Out-command (Command “Sleep Out (11h)”) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements. The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command “Read Display Self- Diagnostic Result (0Fh)” (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below. The flow chart for this internal function is following: Power on sequence HW reset SW reset Sleep IN (10h) Sleep OUT Sleep IN RDDSDR(0Fh)'s D6 = '0' mode mod e Sleep OUT (11h) NO Check timings, valtage levels, and other functionalities Is the required functionality present? YES D6 inverted Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In –mode to Sleep Out -mode, before there is possible to check if User’s functionality requirements are met and a value of RDDSDR’s D6 is valid. Otherwise, there is 5msec delay for D6’s value, when Sleep Out –command is sent in Sleep Out -mode. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 213 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 12. Power ON/OFF Sequence VDDI and VCI can be applied in any order. VCI and VDDI can be powered down in any order. During power off, if LCD is in the Sleep Out mode, VCI and VDDI must be powered down minimum 120msec after RESX has been released. During power off, if LCD is in the Sleep In mode, VDDI or VCI can be powered down minimum 0msec after RESX has been released. CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX. Note 1: There will be no damage to the display module if the power sequences are not met. Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences. Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence. Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed. 12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset. Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 214 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 12.2. Case 2 – RESX line is held Low by Host at Power ON If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and VDDI have been applied. Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 215 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 12.3. Uncontrolled Power Off The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9341 will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until “Power On Sequence” actives. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 216 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 13. Power Level Definition 13.1. Power Levels 7 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption: 1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 262,144 colors. 2. Partial Mode On, Idle Mode Off, Sleep Out. In this mode part of the display is used with maximum 262,144 colors. 3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display area is used but with 8 colors. 4. Partial Mode On, Idle Mode On, Sleep Out. In this mode, part of the display is used but with 8 colors. 5. Sleep In Mode. In this mode, the DC : DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe. 6. Power Off Mode. In this mode, both VCI and VDDI are removed. Note1: Transition between modes 1-5 is controllable by MCU commands. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 217 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color 13.2. Power Flow Chart Normal display mode ON = NORON Power ON sequence Partial mode ON = PTLON HW reset Idle mode OFF = IDMOFF SW reset Sleep OUT = SLPOUT Sleep IN = SLPIN NORON Sleep OUT SLPIN Sleep IN NORON PTLON Normal display mode ON S L POU T Normal display mode ON PTLON Idle mode OFF Idle mode OFF ID MON IDMOFF IDMON IDMOFF Sleep OUT SLPIN Sleep IN Normal display mode ON S L POU T Normal display mode ON Idle mode ON Idle mode ON Sleep OUT SLPIN Sleep IN Partial mode ON S L POU T Partial mode ON Idle mode OFF Idle mode OFF IDMON IDMOFF ID MON IDMOFF PTLON Sleep OUT SLPIN Sleep IN PTLON NORON Partial mode ON S L POU T Partial mode ON NORON Idle mode ON Idle mode ON Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode. Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode. The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 218 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 219 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 220 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 221 of 245

a-Si TFT LCD Single Chip Driver ILI9341 240RGBx320 Resolution and 262K color Standby Sleep Display Off Sequence Display Off Sequence Set Standby (STB = 1) Set Sleep (SLP = 1) Release from Standby Release Release from Sleep Release (STB = 0) from (SLP = 0) from standby Sleep ←R10 0190h R10 0190h 80ms or more 80ms or more Stabilizing time Stabilizing time Display On Sequence Display On Sequence The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp. Page 222 of 245